Absh.oci4elf-timed packet-switched networks are poised to take a major role in addressing the complex system design and timing closure probIems o f fulure complex Systems-nn-Chip. The robust, correct-by-construction characteristics of self-timed communications enables each IP block on the SoC to operate in its own isolated timing domain, greatly simpliFyig the problems of timing verification. Design automation software can remove the need for expertise in self-timed design, enabling the on-chip interconnect tu be treated as an additional IP block within a conventional (synchronous) design flow.
INRODUCTION
The System-on-Chip (SOC) industry has developed rapidly over the last fifteen year5 from producing VLSl devices that integrated a processor and a few memory and peripheral components onto a single chip to today's high-performance SoCs that incorporate hundreds of IP blocks. This progress is a consequence of Moore's Law (which enables ever-higher levels of integration) and of market economics (where consumers demand ever-more functionality in smaller, lower-cost products with better battery life).
Complex systems have always been hard to build and debug. Systems-on-chip areno different in this respect, but the economics of integrated circuit manufacture do not allow debugging by trial and error; the design must be 'right first time'. As a result, SoC designers adopt disciplines lhat minimize the risk of design error. One such discipline is to be very systematic about the way interconnect is used on a complex chip. Any communication failure, whether due tn noise or an error in timing or protocol, is likely to require a design iteration khat will be expensive in both mask charges and time to market.
SOC INTERCONNECT EVOLUTION
Early SoCs used an interconnect paradigm inspired by the rackbased microprocessor systems of earlier days. In those rack systems, a backplane of parallel conncctions formed a 'bus' into which all manner o f cards could be plugged. A system designer could select cards from a catalogue and simply plug them into the rack to yield a customized system with the processor, memory and interfaces required for any given application.
In a similar way, a designer of an early SoC couId select IP blocks, place them onto the silicon, and connect them together with a standard on-chip bus (see Figure 1) . The backplane might not be apparent as a set of parallel wires on the chip, but logically the soIution is the same. Figure 2) , with sophisticated protmols and multiple bridges between them. Communication between two remote blocks can go via several buses, and every section of every path must be carefully verified. Timing dosure is a growing problem because there is so much that must be checked. Bus-based interconnect is being stretched to its limit, and as the limit is approached the risk of errors increases rapidly. A new interconnect strategy is required to bring these risks back under control.
An example or a complex syskmun-chip lhal emphys Lhe hierarchical bus solution is the DRACO DECT-ISDN controller chip (see Figure 3 ) which was based around the Amulet3i asynchronous processing subsystem [I] . This chip incorporates two local processor buses serving the iosttuction and data requirements of the Harvard architecture AmuleW processor core, the asynchronous multi-master MARBLE bus with production test support [Z] , and a bridge to a synchronous onchip bus (SOCB in Figure 4 ) that serves the clocked telecommunication peripherals.
NETWORKS-OWCHIP
Where bus-based solutions reach their limit, packet-switched networks are poised to take over [3] . A packet switched network offers flexibility in topology (see Figure 5 ) and trade-offs in the nllwntion of resources to clients. Such a network has been developed at the University of Manchester 141 and demonstrated on a prototype smart card chip [5] . The layout of the smart card chip is shown in Figure 6 , and the CHAIN interconnect can be seen as the top-level wiring and the small logic blocks associated with it.
This Netyork-on-Chip (NoC) employs self-timed logic techniques to deliver a robust, correct-by-construction interconnection fabric that allows each client block to operate in its own fully-decoupled timing domain, thereby addressing system-level timing-closure issues. 'l'he principles of the CHAM self-timed point-to-point interconnect are illustrated in Figure 7 . The link employs a l-of-4 data encoding to send 2 bits of data by switching one of the 4 data wires using a rcturn-to-zero protocol.
Every transition is acknowledged, thereby ensuring that variations in tmnsmission delay (due, for cxample, to crosstalk) are accommodated automatically. A 5" data wire is used to indicate endof packet, resulting in a 6-wire data link. This link has been demonstrated operating at a 500 MHz symbol rate (where each symbol is 2 bits of data) on a 0.18 micron CMOS process, yielding a data throughput of 1 Gbit per &wire link.
Where a single link provides insufficient performance, multiple links can be deployed in parallel and individual links can be pipelined, as shown in Figure 8 . An example of a pipeline repeater circuit is shown in Figure 9 . Five MulIer C gates form the synchronizing latches, holding the I-of-4 data and the control bit. The 5-input NOR gate is a 'completion detection' circuit, indicating when one of the latches has been set. The repeater forms one stage of a Muller pipeline and can be used to divide long point-to-point links into shorter sections, thereby counteracting the throughput problems created by the delays inherent in driving long wires. Of course, long wires still introduce end-toend latency problems, but these are inherent in any on-chip communication system. l'be switching technology in CHAIN comprises 2-to-1 multiplexcrs and 1-to-2 demuItiplexers. With these components a range of standard network topologies can be implemented, such as a basic mux-demux topology, cross-bar mesh structures, and even an on-chip ring (sec Figure IO) . Although technically fcasible, rings do not seem well-suited to on-chip interconnect as their efficiency depends on multiple packets being in transit simultaneously within the ring fabric, which does not occur with the latencies that arise on chip.
NETWORK CONFIGURATION
Configuring an NoC to support the functionality and performance requirements of a complex SoC is still a daunting task. However, this IS a task that can be addressed by design automation sohare. Silistix Limitcd, a company spun-out fiom the University of Manchester and formed around the NoC team, is developing sophisticated tools that will enable the interconnect fabric to be treated as just another synthesizable IP block integrated into the standard design flow (sec Figure 1 I ). This will eliminate the risks inherent in current bus-based interconnect methodologies and bring timing-closure problems down to manageable size. c .
. .
Once the full SoC interconnect requirements have been specified, the Silistix tools will generate the appropriate network structure, selecting link widths, pipeline repeaters and switching topology to meet those requirements at minimum cost. The tools fit into a conventional SoC design flow as shown in Figure 12 , removing any need for the designer to have any knowIedge or expertise in selftimed design.
FUTURE REQUIREMENTS
The Silistix tools will provide designer-friendly support for selftimed networksirn-chip that will deliver a robust and costeffective solution to the requirement for a systematic approach to on-chip interconnect for complex systems-on-chip. Beyond this, the future presents many design challenges for on-chip interconnect.
Qualityaf-Service (QoS) support is an obvious next-step, and Lbe feasibility of providing QoS support on an asynchronous NoC has already been demonstrated [6] . At present the cost of implementing QoS is high compared with a best-effort network such as CHAIN, where it is always possible to provide dedicated links for specific connections that require guaranteed performance.
The current CHAM technology assumes that on-chip logic is reliable. It is tolerant to delay variations, but it is not designed to recover From logic faults or failures. It may become necessary to design on the basis that on-chip logic is fallible, so that faulttolerance becomes a requirement for all on-chip functions, including interconncct. Intcrconnect could be made fault-tolerant by building redundancy into the fabric, but it is likely to be more costeffective (at the low expected error rates) to implement error detection and retry capabilities into the interfaces, effectively adding faulttolerance as a layer on top of an unreliable fabric (as is the case with off-chip networks).
CONCLUSIONS
Packet-switched networks-onchip are the clear solution to the problem of complex SoC interconnect, and future developments will see advances in these networks to improve their performance, flexibility, power-eficiency and fimctionality. Support for Qualityof-Service protocols, fault-tolerance, secure communication and other similar high-level functions will emerge over the next few years to establish the NoC as the de-facto on-cbip interconnect technology.
